

High-Q capacitors implemented in a CMOS process for low-power wireless applications

C.-M. Hung, Y.-C. Ho, I.-C. Wu and K. O. "High-Q capacitors implemented in a CMOS process for low-power wireless applications." 1998 Transactions on Microwave Theory and Techniques 46.5 (May 1998, Part I [T-MTT]): 505-511.

In a foundry 0.8- μm CMOS process, low-cost capacitors with a measured Q factor of around 50 at 3 GHz and high intrinsic capacitance/area ($\sim 200 \text{ nF/cm}^2$) were demonstrated. When extrapolated to 900 MHz, the Q factor is greater than 100. The capacitors use a poly-to-n-well MOS structure which has been commonly dismissed for high-Q applications due to the high n-well sheet resistance ($\sim 1 \text{ k}\Omega/\square$). Utilizing the structure, a low-noise amplifier (LNA) with a resonant frequency of 960 MHz, power gain of 16.2 dB, 1-dB compression point ($P_{1\text{dB}}$) of -5 dBm, and noise figure of 3.5 dB was demonstrated. Using a rule of thumb, the third-order harmonic intercept point (P_{IP3}) was estimated to be 5 dBm from the $P_{1\text{dB}}$ data. Despite concerns for nonlinearity of the capacitors, these results suggest that this capacitor structure could be used in LNA's with a large dynamic range.

 [Return to main document.](#)